Notice of References Cited Application/Control No. 10/041,109 Applicant(s)/Patent Under Reexamination GU ET AL. Examiner A. M. Thompson Application/Control No. Applicant(s)/Patent Under Reexamination GU ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-		·	
	В	US-			
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	-	US-			
	J	US-			
	κ	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z					
	0	- "		-		
	Р				•	
	Q					·
	R					
	s					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	J. Koehl et al., A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset, Proceedings of the Conference on Design, Automation and Test in Europe, pages 312-320, February 1998.
	٧	M. Cogswell et al., Test Structure Verification of Logical BIST: Problems and Solutions, Proceedings of the ITC International Test Conference, pages 123-130, October 2000.
	W	
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.